Go to the documentation of this file.
31 #ifndef _SAM4E_ETH_DRIVER_H
32 #define _SAM4E_ETH_DRIVER_H
38 #ifndef SAM4E_ETH_TX_BUFFER_COUNT
39 #define SAM4E_ETH_TX_BUFFER_COUNT 2
40 #elif (SAM4E_ETH_TX_BUFFER_COUNT < 1)
41 #error SAM4E_ETH_TX_BUFFER_COUNT parameter is not valid
45 #ifndef SAM4E_ETH_TX_BUFFER_SIZE
46 #define SAM4E_ETH_TX_BUFFER_SIZE 1536
47 #elif (SAM4E_ETH_TX_BUFFER_SIZE != 1536)
48 #error SAM4E_ETH_TX_BUFFER_SIZE parameter is not valid
52 #ifndef SAM4E_ETH_RX_BUFFER_COUNT
53 #define SAM4E_ETH_RX_BUFFER_COUNT 48
54 #elif (SAM4E_ETH_RX_BUFFER_COUNT < 12)
55 #error SAM4E_ETH_RX_BUFFER_COUNT parameter is not valid
59 #ifndef SAM4E_ETH_RX_BUFFER_SIZE
60 #define SAM4E_ETH_RX_BUFFER_SIZE 128
61 #elif (SAM4E_ETH_RX_BUFFER_SIZE != 128)
62 #error SAM4E_ETH_RX_BUFFER_SIZE parameter is not valid
66 #ifndef SAM4E_ETH_IRQ_PRIORITY_GROUPING
67 #define SAM4E_ETH_IRQ_PRIORITY_GROUPING 3
68 #elif (SAM4E_ETH_IRQ_PRIORITY_GROUPING < 0)
69 #error SAM4E_ETH_IRQ_PRIORITY_GROUPING parameter is not valid
73 #ifndef SAM4E_ETH_IRQ_GROUP_PRIORITY
74 #define SAM4E_ETH_IRQ_GROUP_PRIORITY 12
75 #elif (SAM4E_ETH_IRQ_GROUP_PRIORITY < 0)
76 #error SAM4E_ETH_IRQ_GROUP_PRIORITY parameter is not valid
80 #ifndef SAM4E_ETH_IRQ_SUB_PRIORITY
81 #define SAM4E_ETH_IRQ_SUB_PRIORITY 0
82 #elif (SAM4E_ETH_IRQ_SUB_PRIORITY < 0)
83 #error SAM4E_ETH_IRQ_SUB_PRIORITY parameter is not valid
88 #define PIO_PD6A_GRX1 PIO_PD6A_GRX0
92 #define GMAC_TX_USED 0x80000000
93 #define GMAC_TX_WRAP 0x40000000
94 #define GMAC_TX_RLE_ERROR 0x20000000
95 #define GMAC_TX_UNDERRUN_ERROR 0x10000000
96 #define GMAC_TX_AHB_ERROR 0x08000000
97 #define GMAC_TX_LATE_COL_ERROR 0x04000000
98 #define GMAC_TX_CHECKSUM_ERROR 0x00700000
99 #define GMAC_TX_NO_CRC 0x00010000
100 #define GMAC_TX_LAST 0x00008000
101 #define GMAC_TX_LENGTH 0x00003FFF
104 #define GMAC_RX_ADDRESS 0xFFFFFFFC
105 #define GMAC_RX_WRAP 0x00000002
106 #define GMAC_RX_OWNERSHIP 0x00000001
107 #define GMAC_RX_BROADCAST 0x80000000
108 #define GMAC_RX_MULTICAST_HASH 0x40000000
109 #define GMAC_RX_UNICAST_HASH 0x20000000
110 #define GMAC_RX_SAR 0x08000000
111 #define GMAC_RX_SAR_MASK 0x06000000
112 #define GMAC_RX_TYPE_ID 0x01000000
113 #define GMAC_RX_SNAP 0x01000000
114 #define GMAC_RX_TYPE_ID_MASK 0x00C00000
115 #define GMAC_RX_CHECKSUM_VALID 0x00C00000
116 #define GMAC_RX_VLAN_TAG 0x00200000
117 #define GMAC_RX_PRIORITY_TAG 0x00100000
118 #define GMAC_RX_VLAN_PRIORITY 0x000E0000
119 #define GMAC_RX_CFI 0x00010000
120 #define GMAC_RX_EOF 0x00008000
121 #define GMAC_RX_SOF 0x00004000
122 #define GMAC_RX_LENGTH_MSB 0x00002000
123 #define GMAC_RX_BAD_FCS 0x00002000
124 #define GMAC_RX_LENGTH 0x00001FFF
void sam4eEthWritePhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr, uint16_t data)
Write PHY register.
Structure describing a buffer that spans multiple chunks.
void sam4eEthTick(NetInterface *interface)
SAM4E Ethernet MAC timer handler.
void sam4eEthInitGpio(NetInterface *interface)
GPIO configuration.
Transmit buffer descriptor.
error_t sam4eEthInit(NetInterface *interface)
SAM4E Ethernet MAC initialization.
Receive buffer descriptor.
error_t sam4eEthSendPacket(NetInterface *interface, const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
Send a packet.
void sam4eEthDisableIrq(NetInterface *interface)
Disable interrupts.
uint16_t sam4eEthReadPhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr)
Read PHY register.
error_t sam4eEthUpdateMacAddrFilter(NetInterface *interface)
Configure MAC address filtering.
void sam4eEthInitBufferDesc(NetInterface *interface)
Initialize buffer descriptors.
const NicDriver sam4eEthDriver
SAM4E Ethernet MAC driver.
Network interface controller abstraction layer.
void sam4eEthEnableIrq(NetInterface *interface)
Enable interrupts.
void sam4eEthEventHandler(NetInterface *interface)
SAM4E Ethernet MAC event handler.
error_t sam4eEthReceivePacket(NetInterface *interface)
Receive a packet.
error_t sam4eEthUpdateMacConfig(NetInterface *interface)
Adjust MAC configuration parameters for proper operation.