sama5d2_eth_driver.h
Go to the documentation of this file.
1 /**
2  * @file sama5d2_eth_driver.h
3  * @brief SAMA5D2 Ethernet MAC driver
4  *
5  * @section License
6  *
7  * SPDX-License-Identifier: GPL-2.0-or-later
8  *
9  * Copyright (C) 2010-2025 Oryx Embedded SARL. All rights reserved.
10  *
11  * This file is part of CycloneTCP Open.
12  *
13  * This program is free software; you can redistribute it and/or
14  * modify it under the terms of the GNU General Public License
15  * as published by the Free Software Foundation; either version 2
16  * of the License, or (at your option) any later version.
17  *
18  * This program is distributed in the hope that it will be useful,
19  * but WITHOUT ANY WARRANTY; without even the implied warranty of
20  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21  * GNU General Public License for more details.
22  *
23  * You should have received a copy of the GNU General Public License
24  * along with this program; if not, write to the Free Software Foundation,
25  * Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
26  *
27  * @author Oryx Embedded SARL (www.oryx-embedded.com)
28  * @version 2.5.4
29  **/
30 
31 #ifndef _SAMA5D2_ETH_DRIVER_H
32 #define _SAMA5D2_ETH_DRIVER_H
33 
34 //Dependencies
35 #include "core/nic.h"
36 
37 //Number of TX buffers
38 #ifndef SAMA5D2_ETH_TX_BUFFER_COUNT
39  #define SAMA5D2_ETH_TX_BUFFER_COUNT 4
40 #elif (SAMA5D2_ETH_TX_BUFFER_COUNT < 1)
41  #error SAMA5D2_ETH_TX_BUFFER_COUNT parameter is not valid
42 #endif
43 
44 //TX buffer size
45 #ifndef SAMA5D2_ETH_TX_BUFFER_SIZE
46  #define SAMA5D2_ETH_TX_BUFFER_SIZE 1536
47 #elif (SAMA5D2_ETH_TX_BUFFER_SIZE != 1536)
48  #error SAMA5D2_ETH_TX_BUFFER_SIZE parameter is not valid
49 #endif
50 
51 //Number of RX buffers
52 #ifndef SAMA5D2_ETH_RX_BUFFER_COUNT
53  #define SAMA5D2_ETH_RX_BUFFER_COUNT 96
54 #elif (SAMA5D2_ETH_RX_BUFFER_COUNT < 12)
55  #error SAMA5D2_ETH_RX_BUFFER_COUNT parameter is not valid
56 #endif
57 
58 //RX buffer size
59 #ifndef SAMA5D2_ETH_RX_BUFFER_SIZE
60  #define SAMA5D2_ETH_RX_BUFFER_SIZE 128
61 #elif (SAMA5D2_ETH_RX_BUFFER_SIZE != 128)
62  #error SAMA5D2_ETH_RX_BUFFER_SIZE parameter is not valid
63 #endif
64 
65 //Number of dummy buffers
66 #ifndef SAMA5D2_ETH_DUMMY_BUFFER_COUNT
67  #define SAMA5D2_ETH_DUMMY_BUFFER_COUNT 2
68 #elif (SAMA5D2_ETH_DUMMY_BUFFER_COUNT < 1)
69  #error SAMA5D2_ETH_DUMMY_BUFFER_COUNT parameter is not valid
70 #endif
71 
72 //Dummy buffer size
73 #ifndef SAMA5D2_ETH_DUMMY_BUFFER_SIZE
74  #define SAMA5D2_ETH_DUMMY_BUFFER_SIZE 128
75 #elif (SAMA5D2_ETH_DUMMY_BUFFER_SIZE != 128)
76  #error SAMA5D2_ETH_DUMMY_BUFFER_SIZE parameter is not valid
77 #endif
78 
79 //Ethernet interrupt priority
80 #ifndef SAMA5D2_ETH_IRQ_PRIORITY
81  #define SAMA5D2_ETH_IRQ_PRIORITY 0
82 #elif (SAMA5D2_ETH_IRQ_PRIORITY < 0)
83  #error SAMA5D2_ETH_IRQ_PRIORITY parameter is not valid
84 #endif
85 
86 //Name of the section where to place DMA buffers
87 #ifndef SAMA5D2_ETH_RAM_SECTION
88  #define SAMA5D2_ETH_RAM_SECTION ".region_ddr_nocache"
89 #endif
90 
91 //TX buffer descriptor flags
92 #define GMAC_TX_USED 0x80000000
93 #define GMAC_TX_WRAP 0x40000000
94 #define GMAC_TX_RLE_ERROR 0x20000000
95 #define GMAC_TX_UNDERRUN_ERROR 0x10000000
96 #define GMAC_TX_AHB_ERROR 0x08000000
97 #define GMAC_TX_LATE_COL_ERROR 0x04000000
98 #define GMAC_TX_CHECKSUM_ERROR 0x00700000
99 #define GMAC_TX_NO_CRC 0x00010000
100 #define GMAC_TX_LAST 0x00008000
101 #define GMAC_TX_LENGTH 0x00003FFF
102 
103 //RX buffer descriptor flags
104 #define GMAC_RX_ADDRESS 0xFFFFFFFC
105 #define GMAC_RX_WRAP 0x00000002
106 #define GMAC_RX_OWNERSHIP 0x00000001
107 #define GMAC_RX_BROADCAST 0x80000000
108 #define GMAC_RX_MULTICAST_HASH 0x40000000
109 #define GMAC_RX_UNICAST_HASH 0x20000000
110 #define GMAC_RX_SAR 0x08000000
111 #define GMAC_RX_SAR_MASK 0x06000000
112 #define GMAC_RX_TYPE_ID 0x01000000
113 #define GMAC_RX_SNAP 0x01000000
114 #define GMAC_RX_TYPE_ID_MASK 0x00C00000
115 #define GMAC_RX_CHECKSUM_VALID 0x00C00000
116 #define GMAC_RX_VLAN_TAG 0x00200000
117 #define GMAC_RX_PRIORITY_TAG 0x00100000
118 #define GMAC_RX_VLAN_PRIORITY 0x000E0000
119 #define GMAC_RX_CFI 0x00010000
120 #define GMAC_RX_EOF 0x00008000
121 #define GMAC_RX_SOF 0x00004000
122 #define GMAC_RX_LENGTH_MSB 0x00002000
123 #define GMAC_RX_BAD_FCS 0x00002000
124 #define GMAC_RX_LENGTH 0x00001FFF
125 
126 //C++ guard
127 #ifdef __cplusplus
128 extern "C" {
129 #endif
130 
131 
132 /**
133  * @brief Transmit buffer descriptor
134  **/
135 
136 typedef struct
137 {
138  uint32_t address;
139  uint32_t status;
141 
142 
143 /**
144  * @brief Receive buffer descriptor
145  **/
146 
147 typedef struct
148 {
149  uint32_t address;
150  uint32_t status;
152 
153 
154 //SAMA5D2 Ethernet MAC driver
155 extern const NicDriver sama5d2EthDriver;
156 
157 //SAMA5D2 Ethernet MAC related functions
159 void sama5d2EthInitGpio(NetInterface *interface);
160 void sama5d2EthInitBufferDesc(NetInterface *interface);
161 
162 void sama5d2EthTick(NetInterface *interface);
163 
164 void sama5d2EthEnableIrq(NetInterface *interface);
165 void sama5d2EthDisableIrq(NetInterface *interface);
166 void sama5d2EthIrqHandler(void);
167 void sama5d2EthEventHandler(NetInterface *interface);
168 
170  const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary);
171 
173 
176 
177 void sama5d2EthWritePhyReg(uint8_t opcode, uint8_t phyAddr,
178  uint8_t regAddr, uint16_t data);
179 
180 uint16_t sama5d2EthReadPhyReg(uint8_t opcode, uint8_t phyAddr,
181  uint8_t regAddr);
182 
183 //C++ guard
184 #ifdef __cplusplus
185 }
186 #endif
187 
188 #endif
uint8_t opcode
Definition: dns_common.h:191
error_t sama5d2EthUpdateMacAddrFilter(NetInterface *interface)
Configure MAC address filtering.
void sama5d2EthDisableIrq(NetInterface *interface)
Disable interrupts.
void sama5d2EthEventHandler(NetInterface *interface)
SAMA5D2 Ethernet MAC event handler.
error_t sama5d2EthReceivePacket(NetInterface *interface)
Receive a packet.
Structure describing a buffer that spans multiple chunks.
Definition: net_mem.h:89
Receive buffer descriptor.
uint8_t data[]
Definition: ethernet.h:224
Transmit buffer descriptor.
void sama5d2EthEnableIrq(NetInterface *interface)
Enable interrupts.
void sama5d2EthWritePhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr, uint16_t data)
Write PHY register.
error_t
Error codes.
Definition: error.h:43
uint16_t sama5d2EthReadPhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr)
Read PHY register.
#define NetInterface
Definition: net.h:36
const NicDriver sama5d2EthDriver
SAMA5D2 Ethernet MAC driver.
void sama5d2EthInitGpio(NetInterface *interface)
GPIO configuration.
#define NetTxAncillary
Definition: net_misc.h:36
error_t sama5d2EthSendPacket(NetInterface *interface, const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
Send a packet.
uint16_t regAddr
error_t sama5d2EthUpdateMacConfig(NetInterface *interface)
Adjust MAC configuration parameters for proper operation.
Network interface controller abstraction layer.
error_t sama5d2EthInit(NetInterface *interface)
SAMA5D2 Ethernet MAC initialization.
void sama5d2EthInitBufferDesc(NetInterface *interface)
Initialize buffer descriptors.
void sama5d2EthIrqHandler(void)
SAMA5D2 Ethernet MAC interrupt service routine.
void sama5d2EthTick(NetInterface *interface)
SAMA5D2 Ethernet MAC timer handler.
NIC driver.
Definition: nic.h:286